

B1
cond.

a display panel comprising a switching element for every pixel electrode;
a scanning line driving circuit for driving scanning lines of said display panel;
a signal line driving circuit for driving signal lines of said display panel;
a control circuit for controlling driving said display panel;
a video signal processing circuit; and
a circuit for producing a phase difference in a second signal with respect to a phase of a first signal which is input to said signal line driving circuit or to said scanning line driving circuit,

wherein said first signal has a reversed phase relation with said second signal.

8. (Amended) A display device comprising:

B2

a display panel comprising a switching element for every pixel electrode;
a scanning line driving circuit for driving scanning lines of said display panel;
a signal line driving circuit for driving signal lines of said display panel;
a control circuit for controlling driving said display panel;
a video signal processing circuit; and
a circuit for producing a phase difference in a second signal with respect to a phase of a first signal which is input to said signal line driving circuit or to said scanning line driving circuit,

wherein each of said first signal and said second signal is a clock signal, and

wherein a signal rise time period (t_r) or a signal fall time period (t_f) is equal to or shorter than a half of a signal holding time period (t_c).

14. (Amended) A display device comprising:

B3

a display panel comprising a switching element for every pixel electrode;
a scanning line driving circuit for driving scanning lines of said display panel;

B3
concl.

a signal line driving circuit for driving signal lines of said display panel;
a control circuit for controlling driving said display panel;
a video signal processing circuit; and
a circuit for producing a phase difference in a second signal with respect to a phase of a first signal which is input to a shift register circuit, and
wherein a signal rise time period (t_r) or a signal fall time period (t_f) is equal to or shorter than a half of a signal holding time period (t_c).

B4

21. (Amended) A display device comprising:
a display panel comprising a switching element for every pixel electrode;
a scanning line driving circuit for driving scanning lines of said display panel;
a signal line driving circuit for driving signal lines of said display panel;
a control circuit for controlling driving said display panel;
a video signal processing circuit; and
a circuit for producing a phase difference in a second signal with respect to a phase of a first signal which is input to a latch circuit, and
wherein a signal rise time period (t_r) or a signal fall time period (t_f) is equal to or shorter than a half of a signal holding time period (t_c).

B5

27. (Amended) A driving method of a display device comprising the steps of:
driving scanning lines of a display panel including a switching element for every pixel electrode;
driving signal lines of said display panel;
controlling driving said display panel; and
producing a phase difference in a second signal with respect to a phase of a first signal which is input to said signal line driving circuit or to said scanning line driving circuit,